Reconfigurable computing crossbar architecture based on memFETs
ثبت نشده
چکیده
New reconfigurable computing crossbar architecture based on memFETs has been developed and patented. This breakthrough technology, developed by a group of scientist from UAB and UPC represents an alternative to conventional computational systems as it adapts the size and composition dynamically, without any changes in CMOS manufacturing process required. Partners to further develop the system and/or to establish commercial agreements along with technical cooperation are sought.
منابع مشابه
VHDL Implementation Of Reconfigurable Crossbar Switch For Binoc Router
Network-on-Chip (NoC) is the interconnection platform that answers the requirements of the modern on-Chip design. Small optimizations in NoC router architecture can show a significant improvement in the overall performance of NoC based systems. Power consumption, area overhead and the entire NoC performance is influenced by the router crossbar switch. This paper presents implementation of 10x10...
متن کاملPower and Area Efficient Design of Reconfigurable Crossbar Switch for BiNoC Router
Network-on-Chip (NOC) has been proposed as an attractive alternative to traditional dedicated wire to achieve high performance and modularity. Power and Area efficiency is the most important concern in NOC design. Small optimizations in NoC router architecture can show a significant improvement in the overall performance of NoC based systems. Power consumption, area overhead and the entire NoC ...
متن کاملField-Programmable Crossbar Array (FPCA) for Reconfigurable Computing
For decades, advances in electronics were directly related to the scaling of CMOS transistors according to Moore’s law. However, both the CMOS scaling and the classical computer architecture are approaching fundamental and practical limits, and new computing architectures based on emerging devices, such as non-volatile memories e.g. resistive memory (RRAM) devices, are expected to sustain the e...
متن کاملPartitioning and Mapping Communication Graphs on a Modular Reconfigurable Parallel Architecture
A reconfigurable parallel architecture whose interconnection topology can be dynamically modified in order to match the communication characteristics of a given algorithm provides flexibility for efficient execution of various applications. But, due to communication links switching devices design constraints, connecting a large number of processors on a dynamically programmable interconnection ...
متن کاملHierarchical Multiplexing Interconnection Structure for Fault-Tolerant Reconfigurable Chip Multiprocessor
Stage-level reconfigurable chip multiprocessor (CMP) aims to achieve highly reliable and fault tolerant computing by using interwoven pipeline stages and on-chip interconnect for communicating with each other. The existing crossbar-switch based stage-level reconfigurable CMPs offer high reliability at the cost of significant area/power overheads. These overheads make realizing large CMPs prohib...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013